Regviz

Microchip Technology /ATSAME54P19A /PDEC /CTRLA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRLA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAME51J19A/PDEC/CTRLA#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SWRST)SWRST 0 (ENABLE)ENABLE 0 (QDEC)MODE 0 (RUNSTDBY)RUNSTDBY 0 (X4)CONF0 (ALOCK)ALOCK 0 (SWAP)SWAP 0 (PEREN)PEREN 0 (PINEN0)PINEN0 0 (PINEN1)PINEN1 0 (PINEN2)PINEN2 0 (PINVEN0)PINVEN0 0 (PINVEN1)PINVEN1 0 (PINVEN2)PINVEN2 0ANGULAR 0MAXCMP

MODE=QDEC, CONF=X4

Description

Control A

Fields

SWRST

Software Reset
ENABLE

Enable
MODE

Operation Mode

0 (QDEC): QDEC operating mode

1 (HALL): HALL operating mode

2 (COUNTER): COUNTER operating mode
RUNSTDBY

Run in Standby
CONF

PDEC Configuration

0 (X4): Quadrature decoder direction

1 (X4S): Secure Quadrature decoder direction

2 (X2): Decoder direction

3 (X2S): Secure decoder direction

4 (AUTOC): Auto correction mode
ALOCK

Auto Lock
SWAP

PDEC Phase A and B Swap
PEREN

Period Enable
PINEN0

PDEC Input From Pin 0 Enable
PINEN1

PDEC Input From Pin 1 Enable
PINEN2

PDEC Input From Pin 2 Enable
PINVEN0

IO Pin 0 Invert Enable
PINVEN1

IO Pin 1 Invert Enable
PINVEN2

IO Pin 2 Invert Enable
ANGULAR

Angular Counter Length
MAXCMP

Maximum Consecutive Missing Pulses

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data